Abstract: This paper proposes a compact programmable low dropout (LDO) regulator for an ultra-low voltage system-on-a-chip (SoC) using the voltage scaling technique. Two innovative design concepts were proposed: a programmable multi-level resistor array that can precisely tune the ratio of the feedback resistor divider; and a current limiter that limits a small static current flowing through the resistor network while reducing the occupied area. Experimental results show that the monotonic 50-step programmable output ranging from 0.3 V to 0.8 V is achieved, with an input of 1 V and a maximum load current of 100 mA. The occupied area is only 0.017 mm 2 .
conversion efficiency (> 90%) for a large voltage conversion range, while several programmable LDO regulators suppress the ripple noise and generate tunable outputs. Several previous studies have focused on designing a programmable LDO regulator [1, 2, 3, 4, 5, 6] . A complex programmable voltage reference and an error amplifier (EA) with a wide input common mode range are required in [1, 2, 3] ; the area and power consumption also increase accordingly (e.g. a voltage-tocurrent converting circuit and a 32-switches array are used in [1] to provide a reference voltage with 80 mV tuning resolution). In [4, 5] , a complex switch array (one switch plus one resistor for one tuning step) is required to adjust the resistance value of the feedback network; only a few tuning steps (e.g. the 4-step in [4] ) are available to reduce the efficiency of the voltage scaling. More recently, in [6] , a 32-step output was achieved by using a current digital-to-analog converter and a current summing circuit to adjust the feedback voltage accordingly. Extra circuit consumes quiescent current and area, while two ideal reference voltages reduce the practicality.
In this paper, we propose a compact, high tuning resolution LV LDO regulator with a programmable multi-level resistor array (PMRA), a current limiter, and a LV bandgap reference (BGR) to provide a monotonic 50-step programmable output ranging from 0.3 V to 0.8 V. [4] or in parallel [5] and as a result, each voltage-tuning step requires one switch and one resistor. To satisfy an m voltage tuning steps requirement, the design complexity of these conventional programmable resistor networks [4, 5] is of the order O(2m), which limits the programmability. In this paper, we propose a PMRA, as the concepts shown in lower left Fig. 1 , to reduce the design complexity to the order of Oð2n Â ffiffiffi ffi m n p þ nÞ, where n represents the level number.
To explain the principles of the proposed PMRA, we define some parameters as follows: V res Li , R Li , and N Li represent the voltage tuning resolution, resistance value, and number of resistors for each hierarchical level i, respectively. a i represents the ratio of tuning resolution between level i and level (i þ 1). Eq. (2) expresses the relationship between these parameters.
V range =V res Li ;
Then we take the practical case in right Fig. 1 as an example, to describe how we obtain R Li and N Li for our proposed PMRA for a specified V REF , V range , V res L1 , and selected n. This example shows the design of an LDO regulator with V OUT equal to 0.3 V-0.9 V and a voltage tuning resolution of 5 mV (V res L1 ); the V REF and V range are specified as 0.3 V and 0.6 V. When n and V res L2 are selected to be 2 and 100 mV, we can use (2) to derive fR L1 ; R L2 g ¼ fR 2 =60; R 2 =3g and fN L1 ; N L2 g ¼ f20; 5g. The total number of resistors is 25 and the number of switches is 27, as two extra switches are required to bypass all resistors. When n and fV res L2 ; V res L3 g are selected to be 3 and f50 mV, 300 mVg respectively, we use (2) to derive fR L1 ; R L2 ; R L3 g ¼ fR 2 =60; R 2 =6; R 2 g and fN L1 ; N L2 ; N L3 g ¼ f10; 5; 1g. Therefore, the total number of resistors and switches is reduced to 16 and 19, which reduces the design complexity. The above example shows that our proposed 3-Level PMRA can effectively reduce the total number of resistors/ switches required from 120/121 to 16/19 while satisfying the 120-voltage tuning step requirement.
The value of R 2 will determine the static current flowing through the feedback resistor network (I RQ ), which can be expressed as Eq. (3) . As this static current decreases the current efficiency of the LDO regulator, we may select R 2 equal to multi-KΩ, which occupies a considerable area. We further propose a current limiter by replacing R 2 with a constant current source, which can be a simple n-type MOS transistor biasing in the saturation region, as the example shown in lower right Fig. 1 . As a result, Eq. (1) is modified to be Eq. (4), where R 1 is still designed by the PMRA described above.
Circuit implementations
A LV programmable LDO regulator was designed to show the efficiency of the proposed PMRA and current limiter, of which the complete circuitry is illustrated in Fig. 2 . To enable operation at a supply voltage of sub-1-V, we employ a high gain current-split operational transconductance amplifier (OTA) [7] and define a 100 mV tuning resolution for the 2nd level resistor array (V res L2 ). We also apply the current limiter (M limit ) to limit I RQ to 10 µA. The current limiter is biased by the pre-existed bias voltage (V B2 ) which will never increase the complexity of biasing circuitry. From Eq. (2) and Eq. (3), we can derive the resistance values (R L1 , R L2 ) and number (N L1 , N L2 ) for the first and second level resistor arrays as f1 K; 10 Kg and f10; 4g. The switches are implemented using transmission gates to ensure a wide output voltage range. Note that it reduces the total number of resistors/switches required from 50/51 to 14/16 and confirms the design complexity reduction from O(2m) to Oð2n Â ffiffiffi ffi m n p þ nÞ with fm; ng ¼ f50; 2g. 
Experimental results
The proposed programmable LDO regulator (Fig. 2) was fabricated using the 1-V TSMC 90 nm CMOS process technology, and Fig. 3(a) and (b) shows the die micrograph and layout, respectively. Fig. 4(a) illustrates the measured output voltage with 10 mV tuning resolution for a 0.3 V-0.8 V tuning range, which shows very good monotony. The load transient variations were also verified to show the loop response and stability. Fig. 4(b) shows that the output variation (ÁV OUT ) is only 18 mV for a 0.1 mA-100 mA load current transient at V DD =V OUT ¼ 1 V= 0:3 V, which shows an accurate output. Fig. 4(c) shows the line regulation of 12.4 mV/V at V DD ¼ 0:75 V{1:8 V and I OUT =V OUT ¼ 5 mA=0:3 V while Fig. 4(d) shows the load regulation of 0.18 mV/mA at I OUT ¼ 0:1{100 mA and V DD = V OUT ¼ 1 V=0:3 V. Table I summarizes the experimental results and shows that our proposed LDO regulator with PMRA and current limiter provides more tuning steps than all previous designs, and accurately adjusts the output voltage with a resolution of 10 mV. Even with the inclusion of the bandgap reference circuit, the proposed LDO regulator still shows efficiency in terms of quiescent current and occupied area.
Conclusion
The proposed programmable LDO regulator is suitable for adaptive V DD , ultra-low voltage SoC to save power. It uses a regular programmable multi-level resistor array with a current limiter to efficiently generate a monotonic 50-step programmable output ranging from 0.3 V to 0.8 V, with a maximum load current of 100 mA. The occupied area is only 0.017 mm 2 .
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